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This article addresses the problem of test pattern generation for single stuck-at faults in com-
binational circuits, under the additional constraint that the number of speciﬁed primary input
assignments is minimized. This problem has different applications in testing, including the identi-
ﬁcation of “don’t care” conditions to be used in the synthesis of Built-In Self-Test (BIST) logic. The
proposed solution is based on an integer linear programming (ILP) formulation which builds on
an existing Propositional Satisﬁability (SAT) model for test pattern generation. The resulting ILP
formulation is linear on the size of the original SAT model for test generation, which is linear on the
size of the circuit. Nevertheless, the resulting ILP instances represent complex optimization prob-
lems, that require dedicated ILP algorithms. Preliminary results on benchmark circuits validate
the practical applicability of the test pattern minimization model and associated ILP algorithm.
Categories and Subject Descriptors: B.8.1 [Performance and Reliability]:reliability, testing, and
fault-tolerance
General Terms: Algorithms, Reliability
Additional Key Words and Phrases: Automatic test pattern generation (ATPG), built-in self-test
(BIST), integer linear programming (ILP), propositional satisﬁability (SAT), veriﬁcation and test
1. INTRODUCTION
Automatic test pattern generation (ATPG) for stuck-at faults in combinational
circuits is now a mature ﬁeld, with an impressive number of highly effective
models and algorithms [Goel 1981; Fujiwara and Shimono 1983; Kirkland and
Mercer 1987; Schulz and Auth 1989; Giraldi and Bushnell 1991; Kunz and
Pradham 1992; Larrabee 1992; Chakradhar et al. 1993; Lee and Ha 1993;
Teramoto 1993; Cox and Rajski 1994; Silva and Sakallah 1994; Stephan et al.
1996].Furthermore,besidesbeingeffectiveatdetectingthetargetfaults,recent
ATPG tools have targeted the heuristic minimization (i.e., compaction) of the
totalnumberoftestpatternsrequiredfordetectingallfaultsinacircuit[Schulz
and Auth 1989; Niermann and Patel 1991; Pomeranz et al. 1993; Hellebrand
et al. 1995; Chakrabarty et al. 1997]. In general, the degree of test pattern
compaction is expected to be related to the number of unspeciﬁed input assign-
ments in each test pattern. In addition, for applications in which testing time
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and fault coverage requirements can only be obtained with dedicated Finite-
State Machine (FSM) controllers, the computation of test patterns with a large
number of unspeciﬁed input assignments may allow for signiﬁcantly smaller
synthesized FSMs. Indeed, if the test set is used as input to a logic synthesis
tool with the purpose of synthesizing BIST logic, then by maximizing the num-
ber of unspeciﬁed input assignments, that is, by maximizing the “don’t care” set
of each test pattern, the logic synthesis tool is in general able to yield smaller
synthesized logic. Thus, the maximization of the “don’t care” set of each test
pattern, or conversely, the computation of test patterns of minimum-size, can
have signiﬁcant practical advantages.
Nevertheless, there exists no model or algorithm in the literature for com-
puting test patterns for which the number of unspeciﬁed primary input assign-
ments is maximized. Accordingly, the main objective of this paper is to propose
aﬁrstattemptatsolvingthisproblem.Westartbyformalizingthenotionoftest
patternminimization.Wethendevelopanewmodelfortestpatterngeneration,
based on propositional satisﬁability (SAT), in the presence of unspeciﬁed input
assignments. Next, we derive an integer linear programming (ILP) model for
maximizing the number of unspeciﬁed primary input assignments. Afterwards,
we show that the model is indeed correct and analyze some of its limitations.
Finally, we provide preliminary results that justify using the proposed model in
medium-size combinational circuits and describe an ATPG methodology, which
can incorporate the proposed model and supporting algorithm, and which can
also be applied to large-size combinational circuits. Besides its practical ap-
plicability, to our best knowledge this is the ﬁrst formal non-heuristic model
towards computing minimum size test patterns.
The paper is organized as follows: We start in Section 2 with several deﬁni-
tions regarding combinational circuits, Conjunctive Normal Form (CNF) rep-
resentations of circuits and CNF representations of fault detection problems,
which are used throughout the paper. Afterwards, in Section 3, the CNF models
described in Section 2 are generalized for correctly handling unspeciﬁed vari-
able assignments. The next step is to introduce the ILP optimization model for
minimizing test patterns and prove its correctness. Section 5 includes prelim-
inary experimental results on several practical applications of the model. We
conclude in Section 6 with a brief overview of future research work in the area
of test pattern minimization.
2. DEFINITIONS
2.1 Combinational Circuits
We start by introducing uniﬁed representations for circuits and fault detec-
tion problems. These representations are used throughout the article. A com-
binational circuit C is represented as a directed acyclic graph CD(VC, EC),
where the elements of VC, that is, the circuit nodes, are either primary inputs
or gate outputs, with jVjDN. The set of edges EC VC VC identiﬁes gate
input–output connections. We shall assume gates with bounded fanin, and so
jECjDO(jNj). For every circuit node x in V, the following deﬁnitions apply:
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Fig. 1. Example circuit, c17, and topological data for node x11.
—O(x) denotes the fanout nodes of node x, that is, nodes y in VC such that
(x, y)2 EC.
—O(x) denotes the transitive fanout of node x, that is, the set of all nodes y
such that there is a path connecting x to y.
—I(x) denotes the fanin nodes of node x, that is, nodes y in VC such that
(y, x) 2 EC.
—I(x) denotes the transitive fanin of node x, that is, the set of all nodes y such
that there is a path connecting y to x.
—KO(x) denotes immediate fanout cone of inﬂuence of x, being deﬁned as
follows:
KO(x) Dfyjy2O ( x )_y2I( w )^w2O ( x ) g : (1)
—KI(x) denotes immediate fanin cone of inﬂuence of x, being deﬁned as follows:
KI(x) D
2
4
[
y2O(x)
I(y)
3
5 − (O(x) [fxg ) : (2)
The set of primary inputs can also be referred to as PI, and the set of pri-
mary outputs as PO. Simple gates are assumed: AND, NAND, OR, NOR, NOT
and BUFF. Finally, the number of stuck-at faults in the circuit is M, with
M D O(N), since jECjDO(jNj), and are numbered 1, :::,M. The example in
Figure 1 illustrates the previous deﬁnitions.
2.2 Conjunctive Normal Form Formulas
A conjunctive normal form (CNF) formula ' on n binary variables x1, :::,x n is
the conjunction (AND) of m clauses !1, :::,! m each of which is the disjunction
(OR) of one or more literals, where a literal is the occurrence of a variable xi or
its complement :xi. A formula ' denotes a unique n-variable Boolean function
f (x1, :::,x n) and each of its clauses corresponds to an implicate of f .A nas-
signment for a formula ' is a set of variables and their corresponding Boolean
values, represented as variable/value pairs; for example, ADf(x 1, 0), (x7, 1),
(x13,0 ) g . Alternatively, assignments can be denoted as ADfx 1D0, x7 D1,
x13 D0g.
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The CNF formula of a circuit is the conjunction of the CNF formulas for each
gateoutput,wheretheCNFformulaofeachgatedenotesthevalidinput–output
assignments to the gate. For an AND gate, x DAND(w1, :::,wj) the resulting
CNF formula is [Larrabee 1992; Stephan et al. 1996; Silva and Sakallah 1997],
'x D
" j Y
iD1
(wi C:x)
#

Ã j X
iD 1
: w iCx
!
: (3)
A complete list of the CNF formulas for simple gates with an arbitrary num-
ber of inputs can be found in Silva and Sakallah [1997]. If we view a CNF
formula as a set of clauses, the CNF formula for the circuit is deﬁned by the set
union of the CNF formulas for each gate with output x, 'x:
' D
[
x2VC
'x: (4)
2.3 Test Pattern Generation
For Automatic Test Pattern Generation (ATPG), the single stuck-at line (SSF)
fault model is assumed, and the following deﬁnitions apply.1
Deﬁnition 1. We say that a stuck-at fault is detectable if and only if there
exists an assignment of logic values to the circuit primary inputs such that
the effect of the discrepancy caused by the fault (i.e., the error signal) can be
observed on at least one of the circuit primary outputs (i.e., the value in the
good and faulty circuit differ).
When referring to primary input assignments, or test patterns, we may in
general assume that some primary inputs may be unspeciﬁed.
Deﬁnition 2. We deﬁne a test pattern T as an assignment to the pri-
mary inputs, such that some assignments may be unspeciﬁed, that is, T D
f(x, v), x 2 PI^v2f0, 1, Xgg.
Deﬁnition 3. A test pattern T is completely speciﬁed whenever T D
f(x, v), x 2 PI^v2f0, 1gg. Otherwise, T is said to be incompletely speciﬁed.
In the remainder of this section, we shall assume that test patterns are
completely speciﬁed. The generation of incompletely speciﬁed test patterns is
addressed in Section 3.
CNF representations of circuits and fault detection problems have been ex-
tensively used and studied in ATPG [Larrabee 1992; Chakradhar et al. 1993;
Stephanetal.1996;SilvaandSakallah1997].Inthissection,wedescribeasim-
ple CNF representation of combinational circuits and fault detection problems,
which will be used throughout the remainder of the article.
Inthecontextoftestpatterngeneration,andforcapturingthefaultdetection
problem, each node x is characterized by three propositional variables:
1See Abramovici et al. [1990] for ATPG deﬁnitions used throughout the paper.
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—xG denotes the logic value assumed by the node in the good circuit.
—xF denotes the logic value assumed by the node in the faulty circuit.
—xS denotes whether xG and xF assume different logic value [Larrabee 1992].
We shall refer to this variable as the sensitization status of node x.
Given the deﬁnition of variable xS, the following relationship must hold:
[(xG 6D xF) $ xS] , (xG C:x FCx S)( :x GCx FCx S)
(x GCx FC:x S)( :x GC:x FC:x S), (5)
which basically states that the logic values of xG and xF differ if and only if xS
assumes logic value 1.
Let 'x denote the CNF formula associated with gate output x. The notation
'G
x denotes the CNF formula for x in the good circuit, that is, using xG variables,
whereas 'F
x denotes the CNF formula for x in the faulty circuit, that is, using
xF variables. For a stem fault z s-a-v, the CNF representation of the associated
fault detection problem contains the following components:
—CNF formula denoting the good circuit.
—CNF formula denoting the faulty circuit. This formula only needs to contain
the CNF formulas for the nodes that are relevant for detecting the given
fault, that is, nodes in the transitive fanout of node z.
—CNF formulas for deﬁning the sensitization status of every node in the tran-
sitive fanout of the fault site, that is, node z. Hence, for each of these nodes,
'S
x, is given by (5), which requires xS D1 if and only if xG 6DxF.
—Clauses that prevent each node x from being sensitized, by having xS D0,
whenever x is not in the transitive fanout of z but at least one fanout
node of x is in the transitive fanout of z, that is, x 2 KO(z)− O(z). (Ob-
serve that this condition on a node x also implies xG DxF. Moreover, this
condition permits reducing the number of xF and xS variables that must be
considered.)
—Clauses requiring xG DxF on each node x such that x is not in the transitive
fanout of z but at least one fanout node of x is in the transitive fanout of z,
that is, x is in KO(z) − O?(z). (Observe that this condition and the previous
one permit restricting the number of xF and xS variables that must actually
be used.)
—Clauses capturing conditions for activating the fault, that is, by requiring
zG 6DzF and by forcing a suitable logic value on zG.
—Finally, we guarantee that the fault effect is observed at a primary output by
requiring that for at least one primary output x, xS D1.
The formula for detecting a fault z s-a-v is summarized in Table I and will
henceforth be referred to as the fault detection formula, 'D.
TheCNFformulaforfanout–branchfaultscanbesimilarlydeﬁned[Silvaand
Sakallah 1997]. In addition, the model described above can be improved with
additional clauses which further constrain the problem deﬁnition [Larrabee
1992; Chakradhar et al. 1993; Silva and Sakallah 1994; Stephan et al. 1996].
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Table I. Deﬁnition of the Fault Detection Problem for the Stem Fault z s-a-v
Sub-formula/Condition Clause Set
Good Circuit 'G D
[
x2VC
'G
x
Faulty Circuit 'F D
[
x2O(z)
'F
x
Node Sensitization 'S D
[
x2O(z)
'S
x
Propagation Blocking Conditions 'B D (:xS) x 2 KO(z) − O(z)
Fault Activation Conditions 'A D
½
(zS)  (:zG)  (zF)i f v D 1
( z S )  ( z G )  ( : z F )i f v D 0
Fault Detection Requirement 'R D
Ã
X
x2PO^x2O(z)
xS
!
Detection of Fault z s-a-v 'D D 'G [ 'F [ 'S [ 'B [ 'A [ 'R
3. TEST GENERATION WITH UNSPECIFIED VARIABLE ASSIGNMENTS
The SAT-based test generation model described in the previous section requires
all clauses to be satisﬁed; hence, most if not all variables must be assigned a
logic value. However, we want to develop a test generation model that properly
handles unspeciﬁed variable assignments, since our goal is to compute mini-
mumsizetestpatterns.Asaresult,inthissection,wedevelopmodelsforcircuit
satisﬁability and test generation using CNF formulas that can be satisﬁed in
the presence of unspeciﬁed variable assignments.
3.1 Modeling Unspeciﬁed Variable Assignments
Given a circuit and its associated CNF formula or a fault f and its associated
fault detection formula, the existence of unspeciﬁed assignments implies that
each of the original circuit variables can now be assigned a value in the set
f0, 1, Xg. In this situation an assignment x D X indicates that x is unspeciﬁed,
or that the value assumed by x is an unspeciﬁed assignment.2 This signiﬁes
that an assignment A is now allowed to leave variables unspeciﬁed.
With the purpose of deciding CNF formula satisﬁability, in the presence of
unspeciﬁed variables, a new set of variables is created. This basically consists
of duplicating the number of Boolean variables, which is a common solution
2Note that x 2f0, 1g indicates that x is speciﬁed, or that the value assumed by x is a speciﬁed
assignment.
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Table II. Interpretation of
the New Variables Modeling
Unspeciﬁed Assignments
x (x1, x0)
0 (0, 1)
1 (1, 0)
X (0, 0)
for capturing unspeciﬁed assignments [Pizzuti 1996].3 As a result, we propose
to represent each Boolean variable x with two new variables x0 and x1 having
the interpretation indicated in Table II. For this interpretation, x D X indicates
that x isunspeciﬁed.Thesimultaneousassignmentofvariables x0 and x1 to1is
not allowed, requiring the inclusion of the following constraint in the resulting
CNF formula,
'inv,x D (:x1 C:x 0) (6)
for each node x 2VC, where VC represents the set of nodes in the circuit.
In addition, for each basic gate type, we need to deﬁne the correspond-
ing CNF formula. However, using the ideas above, each gate input and
output must now be replaced by two variables. Let us consider for ex-
ample an AND gate, which will now be denoted by the generalized form
(x0, x1)DU AND(w0
1, w1
1, :::,w 0
j,w 1
j), and which allows unspeciﬁed assign-
ments to the gate inputs and output. Since the simultaneous assignment of
any pair of variables (x0, x1) to 1 is prevented by (6), then we just need to relate
the remaining assignments. The output variable x1 can only assume value 1
whenever all input variables w1
j also assume value 1. Hence, we can say that
x1 DAND(w1
1, :::,w 1
j). In addition, the output variable x0 assumes value 1 pro-
vided at least one input variable w0
j assumes value 1. Hence, we can say that
x0 DOR(w0
1, :::,w 0
j). As a result, we obtain from Larrabee [1992] and Silva and
Sakallah [1997],
'u,x0 D
" j Y
iD1
¡
:w0
i C x0¢
#

Ã j X
iD1
w0
i C:x 0
!
(7)
'u,x1 D
" j Y
iD1
¡
w1
i C:x 1¢
#

Ã j X
iD 1
: w 1
i Cx 1
!
:
Furthermore, the CNF formula for an AND gate with output x now becomes,
'u,x D 'u,x1
[
'u,x0
[
'inv,x, (8)
which properly models unspeciﬁed assignments to the inputs and output of an
AND gate. Similar relations can be derived for the other simple gates. Conse-
quently, the CNF formulas for simple gates given in Silva and Sakallah [1997]
3Observe that since only 3M assignments need to be considered for M variables, the actually
required number of Boolean variables is dlog(3M)e. Nevertheless, considering instead 2M variables
greatly simpliﬁes the proposed model.
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Table III. Generalized CNF Formulas for Simple Gates
Gate type Gate function 'u,xi
AND
x0 D OR
¡
w0
1,:::,w 0
j
¢
"
j Y
iD1
¡
:w0
i Cx0¢
#

Ã
j X
iD1
w 0
i C:x 0
!
x 1DAND
¡
w1
1,:::,w 1
j
¢
"
j Y
iD1
¡
w1
i C:x 1¢
#

Ã
j X
iD 1
: w 1
i Cx 1
!
NAND
x0 D AND
¡
w1
1,:::,w 1
j
¢
"
j Y
iD1
¡
w1
i C:x 0¢
#

Ã
j X
iD 1
: w 1
i Cx 0
!
x 1DOR
¡
w0
1,:::,w 0
j
¢
"
j Y
iD1
¡
:w0
i Cx1¢
#

Ã
j X
iD1
w 0
i C:x 1
!
OR
x0 D AND
¡
w0
1,:::,w 0
j
¢
"
j Y
iD1
¡
w0
i C:x 0¢
#

Ã
j X
iD 1
: w 0
i Cx 0
!
x 1DOR
¡
w1
1,:::,w 1
j
¢
"
j Y
iD1
¡
:w1
i Cx1¢
#

Ã
j X
iD1
w 1
i C:x 1
!
NOR
x0 D OR
¡
w1
1,:::,w 1
j
¢
"
j Y
iD1
¡
:w1
i Cx0¢
#

Ã
j X
iD1
w 1
i C:x 0
!
x 1DAND
¡
w0
1,:::,w 0
j
¢
"
j Y
iD1
¡
w0
i C:x 1¢
#

Ã
j X
iD 1
: w 0
i Cx 1
!
NOT
x0 D BUFF
¡
w1
1
¢ ¡
w1
1 C:x 0¢

¡
: w 1
1Cx 0¢
x 1DBUFF
¡
w0
1
¢ ¡
w0
1 C:x 1¢

¡
: w 0
1Cx 1¢
BUFF
x0 D BUFF
¡
w0
1
¢ ¡
w0
1 C:x 0¢

¡
: w 0
1Cx 0¢
x 1DBUFF
¡
w1
1
¢ ¡
w1
1 C:x 1¢

¡
: w 1
1Cx 1¢
can be generalized by following the same approach used for deriving (7). These
generalized CNF formulas are given in Table III. As a result, and as done in
Section 2.2, we can now create the CNF formula for the circuit in which unspec-
iﬁed variable assignments are allowed. In Figure 2, we illustrate the outcome of
applying an incompletely speciﬁed assignment to the primary inputs of c17. As
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Fig. 2. Example of unspeciﬁed assignments for c17.
can be seen, the assignments x1 D0 and x2 D0 represent a sufﬁcient condition
for the assignment x22 D0 to be observed.
3.2 Test Pattern Generation with Unspeciﬁed Input Assignments
We can now generalize the test pattern generation model of Section 2.3 so
that unspeciﬁed variable assignments are allowed. Each circuit node x is still
characterized by three variables:
—xG denoting the value in the good circuit. This variable can be unspeciﬁed,
and so we use two new variables to characterize its value, xG,0 and xG,1, with
the semantic deﬁnition given earlier.
—xF denoting the value in the faulty circuit. This variable can also be unspeci-
ﬁed, and so we use two new variables to characterize its value, xF,0 and xF,1,
with the semantic deﬁnition given earlier.
—xS denoting the sensitization status of each node. As we justify in this article,
thesensitizationstatusofeachnodeneedsnotbeunspeciﬁed,andsoitsvalue
is always either 0 or 1.
Modeling unspeciﬁed assignments in test generation requires a detailed
characterization of the propagation conditions of the fault effect. Hence, the
sensitization status xS of a node can only assume value 1 when both values
of node in the good and faulty circuits are speciﬁed and assume different logic
values. Moreover this requirement also causes the value of a node in the faulty
circuit to be speciﬁed only when the value of that node in the good circuit is
also speciﬁed. These constraints indicate that propagation of the fault effect to
a node can only be guaranteed when the values in the good and faulty circuit
are speciﬁed for that node.
Consequently, the relationship between the value of xS and the possible val-
ues of xG and xF is shown in Table IV. Entries with a “−” denote invalid value
assignments, for which the CNF formula for xS must assume value 0. Similarly
to the model for completely speciﬁed assignments, xS assumes value 1 if and
only if xG and xF assume opposing logic values, provided that both xG and xF
are speciﬁed. The simpliﬁcation of the truth Table IV yields the following CNF
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Table IV. Truth Table for
the Sensitization Status
xG xF xS
XX0
000
011
101
110
1X0
0X0
X0−
X1−
formula for the sensitization status of node x, xS:
'S
u,x D (xG,1 C xG,0 C:x S)(x F,1 C xF,0 C:x S)(x F,1 C xG,1 C:x S)
( :x G,1 C:x F,1 C:x S)(x G,1 C:x F,1 C xS)  (xG,0 C:x F,0 C xS): (9)
The next step is to describe the modiﬁcations to the CNF formula used for
computing the faulty values, which for completely speciﬁed assignments are
equivalent to the CNF formula for the good value. For incompletely speciﬁed
assignments, the same holds true but, as justiﬁed above, we introduce the addi-
tional constraint that an unspeciﬁed good value implies and unspeciﬁed faulty
value
(xG D X) ) (xF D X): (10)
Let us assume that the CNF formula for the faulty value of a node x with
completely speciﬁed assignments is given by
'F
x D
j Y
iD1
!i: (11)
As a result of (10), the CNF formula for the faulty circuit, in the presence of
incompletely speciﬁed assignments, is deﬁned by
'F
u,x D (:xF,0 C xG,0 C xG,1)  (:xF,1 C xG,0 C xG,1)

j Y
iD1
(!i C:x G,0 :x G,1) (12)
D (:xF,0 C xG,0 C xG,1)  (:xF,1 C xG,0 C xG,1)

j Y
iD1
[(!i C:x G,0)  (!i C:x G,1)]:
Hence, the faulty value of a node x is computed by its original formula pro-
vided the good value is speciﬁed (i.e., xG,0 CxG,1 D1). In contrast, if the good
value is unspeciﬁed (i.e., xG,0 CxG,1 D0), then the faulty value is forced to also
be unspeciﬁed.
Theformulasfor'S
u,x andfor'F
u,x aredeﬁnedsothatanunspeciﬁedgoodvalue
immediately implies an unspeciﬁed faulty value and xS D0. Thus, propagation
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Table V. Deﬁnition of the Fault Detection Problem for the Stem Fault z s-a-v
Sub-formula/Condition Clause Set
Good Circuit 'G
u D
[
x2VC
'G
u,x
Faulty Circuit 'F
u D
[
x2O(z)
'F
u,x
Node Sensitization 'S
u D
[
x2O(z)
'S
u,x
Propagation Blocking Conditions 'B
u D (:xS) x 2 KO(z) − O(z)
Fault Activation Conditions 'A
u D
½
(zS)  (:zG,1)  (zG,0)  (zF,1)  (:zF,0)i f v D 1
( z S )  ( z G,1)  (:zG,0)  (:zF,1)  (zF,0)i f v D 0
Fault Detection Requirement 'R
u D
Ã
X
x2PO^x2O(z)
xS
!
Detection of Fault z s-a-v 'D
u D 'G
u [ 'F
u [ 'S
u [ 'B
u [ 'A
u [ 'R
u
of the error signal is only permitted in the presence of properly speciﬁed values
for the good circuit variables.
4. COMPUTING MINIMUM SIZE TEST PATTERNS
In this section, we develop the optimization model for computing minimum-size
test patterns. This optimization model is based on test pattern generation in
the presence of incompletely speciﬁed primary input assignments. Moreover,
stem faults are assumed throughout, even though the same approach is readily
applied to fanout–branch faults.
4.1 The Complete Optimization Model
The main objective of test pattern minimization is to identify the minimum
number of primary input assignments that detect the fault. Hence, our goal is
to minimize the number of speciﬁed primary input assignments such that the
given fault is still detected. As a result, we obtain the following optimization
model
minimize
X
x2PI
(x0Cx1)
(13)
subject to 'D
u ,
which basically requires that the total number of assigned input variables be
minimized under the constraint that the fault be detected. (Observe that we
have 0x0 Cx1 1 given (6), which implies an upper bound on the value of
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Fig. 3. Minimum-size test pattern for which no propagation path exists.
the cost function of jPIj.) Given the mapping between CNF clauses and linear
inequalities [Pizzuti 1996] we immediately conclude that (13) corresponds to an
integer linear program, and so different integer linear optimization packages
can be used for solving the test pattern minimization problem. Nevertheless,
the constraints of (13) are tightly related with propositional satisﬁability.
Consequently, and as shown in Manquinho et al. [1997], SAT-based ILP solvers
are preferable for solving ILPs for which the constraints correspond to CNF
formulas. For the experimental results given in Section 5, the SAT-based ILP
solver of Manquinho et al. [1997] was used.
Furthermore, we note that the optimization model of (13) can be viewed as a
formalization of guided pseudo-exhaustive ternary simulation on the primary
inputsofacombinationalcircuit,withtheobjectiveofminimizingthenumberof
speciﬁed primary inputs assignments, and given the constraint that the fault is
detected.TheproposedmodelcaststhisbasicideaintoanILPformulation,thus
providing a formal framework for describing the problem and allowing a signif-
icant number of algorithms and theoretical results from integer optimization to
be used. The validity of the proposed optimization model is formally establish
in Flores et al. [2000].
4.2 Limitations of the Model
Ingeneral,theremayexistfaultsforwhichitispossibletoidentifytestpatterns
withasmallernumberofspeciﬁedassignments,butwhichdonotuniquelyiden-
tify a set of sensitizable paths. Let us consider the example circuit in Figure 3.
Letthetargetfaultbe x s-a-1.Fromthecircuit,itisclearthatanyassignmentto
the selection variables s permits detecting the fault. Hence, a valid test pattern
is T Df(X,0 ) g , since any assignment to the remaining variable permits detect-
ing the fault. However, observe that T by itself does not yield any sensitization
path for the fault to be detected. Only the additional assignment to the remain-
ing primary input allows the fault effect to propagate to the primary outputs.
Consequently, any test generation model based on the D-calculus [Abramovici
et al. 1990] or any of its derivations is by itself unable to identify such test pat-
terns, since for some cases propagation does not actually take place and only
the propagation conditions are implicitly validated. As a result, our proposed
modelyieldstheminimum-sizetestpatternsthatguarantee,giventhespeciﬁed
assignments, propagation of the fault effect to a primary output by explicitly
deﬁning one or more sensitizable paths.
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Table VI. Experimental Results for the IWLS’89 Benchmarks (Allowing 1000 Conﬂicts per
Faults)
ATALANTA MTP
time/
Circuit #PI #G #F #R #A %X #R #A %X 1 %Opt fault
9symml 9 157 752 2 0 1.4 2 0 8.9 7.5 100 2.04
cht 47 209 820 0 0 93.6 0 0 94.4 0/8 100 0.64
cm138a 6 26 124 0 0 16.7 0 0 16.7 0.0 100 0.02
cm150a 21 62 232 0 0 68.4 0 0 71.0 2.6 100 1.55
cm163a 16 54 220 0 0 70.7 0 0 72.8 2.1 100 0.28
cmb 16 54 248 0 0 29.6 0 0 30.0 0.4 100 0.07
comp 32 105 480 1 0 24.0 1 0 39.6 15.6 2 10.64
comp16 35 221 960 0 0 30.7 0 0 32.9 2.2 4 13.66
cordic 23 74 342 0 0 30.7 0 0 40.2 9.5 37 6.28
cu 14 51 262 7 0 53.0 7 0 57.1 4.1 100 0.14
majority 5 12 54 0 0 8.5 0 0 8.5 0.0 100 0.01
misex1 8 52 224 0 0 49.8 0 0 54.4 4.6 100 0.17
misex2 25 84 422 0 0 73.5 0 0 75.8 2.3 100 0.20
misex3 14 533 2590 7 0 24.4 7 0 37.7 13.3 76 25.29
mux 21 47 202 0 0 67.3 0 0 75.8 8.5 100 0.94
pcle 19 76 328 0 0 73.3 0 0 74.9 1.6 99 0.45
pcler8 27 94 400 0 0 78.1 0 0 79.2 1.1 98 1.97
term1 34 155 708 6 0 72.2 6 0 74.42 2.2 86 4.35
too large 38 234 1132 15 0 54.9 15 0 62.2 7.3 20 18.27
unreg 36 103 448 0 0 90.6 0 0 91.7 1.1 86 0.93
5. EXPERIMENTAL RESULTS
Themodeldescribedintheprevioussectionhasbeenintegratedinatestpattern
generation framework for the computation of minimum size test patterns re-
ferred to as Minimum Test Pattern generator (MTP), which uses the SAT-based
ILP algorithm bsolo [Manquinho et al. 1997] and the fault simulator provided
with ATALANTA [Lee and Ha 1993]. The results included below were obtained
with the IWLS’89 benchmark suite [IWLS 1989] and with the ISCAS’85 bench-
mark suite [Brglez and Fujiwara 1985]. In all cases, MTP was run with a bound
on the amount of allowed search (i.e., the total number of conﬂicts). This per-
mits MTP to identify acceptable solutions, which in some cases may not be
necessarily optimal. Moreover, in order to speed up convergence to the optimal
solutions, MTP can use the solution computed by ATALANTA (or by any other
ATPGtool)asthestartupassignment.Theseassignmentsprovideaninitialup-
per bound on the value of the optimal solution. If ATALANTA aborts the fault,
then TG-GRASP [Silva and Sakallah 1997] is used for computing a startup test
pattern.
Table VI contains the results for the IWLS’89 benchmarks for both
ATALANTA and MTP. ATALANTA is an ATPG tool that can generate test
patterns with don’t cares. For each benchmark all faults were targeted in order
to allow for a meaningful comparison between the two algorithms. Columns
#PI, #G, #F, #R and #A denote, respectively, the number of primary inputs,
gates, faults, redundant faults and aborted faults. %X denotes the percentage
ofdon’tcarebitsonalltestpatterns;1denotesthevariationinpercentagefrom
ACM Transactions on Design Automation of Electronic Systems, Vol. 6, No. 4, October 2001.642  P. F. Flores et al.
Table VII. Experimental Results for the ISCAS’85 Benchmarks (Allowing 100 Conﬂicts per
Fault)
ATALANTA MTP
time/
Circuit #PI #G #F #R #A %X #R #A %X 1 %Opt fault
c432 36 160 524 3 1 56.2 4 0 60.8 4.6 0 3.21
c499 41 202 758 8 0 17.1 8 0 18.7 1.6 0 4.35
c880 60 383 942 0 0 82.2 0 0 83.8 1.6 12 2.54
c1355 41 546 1574 8 0 13.3 8 0 13.7 0.4 0 9.12
c1908 33 880 1878 8 0 44.7 8 0 48.4 3.7 0 9.61
c2670 233 1193 2746 97 20 92.0 117 0 92.4 0.4 23 10.99
c3540 50 1669 3425 134 0 74.6 134 0 77.3 2.7 15 16.81
c5315 178 2307 5350 59 0 92.6 59 0 92.9 0.3 14 9.34
c6288 32 2416 7744 34 387 22.2 34 0 25.1 2.9 1 36.65
c7552 207 3512 7550 77 181 86.9 131 0 86.9 0/0 4 17.46
ATALANTA to MTP; %Opt denotes the percentage of faults for which MTP was
able to ﬁnd the actual minimum-size test pattern. Finally, time/fault denotes
the average time in seconds spent solving the ILP for each fault.4
From these results several conclusions can be drawn. First, MTP allows
validating the heuristics used in ATALANTA for computing test patterns with
“don’tcares.”Indeedforseveralbenchmarks,ATALANTAalreadyidentiﬁesthe
minimum-size test patterns for all faults. Nevertheless, for other benchmarks,
the test patterns computed by ATALANTA can be far from the minimum-size
test patterns. For these cases the percentage of “don’t cares” computed with
MTPcanbeasmuchas15%abovethevaluescomputedbyATALANTA.Finally,
we observe that for medium-size circuits MTP is able to compute the actual
minimum-size test patterns for all faults in the circuit in a reasonable amount
of time per fault. For larger circuits, MTP ﬁnds solutions that are better than
those computed by ATALANTA, but which are not guaranteed to be optimal.
Table VII contains the results for the ISCAS’85 circuits.5 For these bench-
marks a smaller search effort (i.e., 100 conﬂicts) was allowed. This leads to
smaller run times and, consequently, less optimal results. Once more we can
conclude that MTP is able to improve over the ATALANTA results, but in this
case the improvements are in general smaller, since it becomes harder for the
ILPsolverbsolotoﬁndoptimalsolutions.(Ascanbeconcludedthepercentageof
optimal solutions found ranges from 0 to 20 percent.) For some of these circuits,
we run MTP with a larger number of allowed conﬂicts (i.e., 1000 conﬂicts). The
obtained results are shown in Table VIII. As can be observed, a larger percent-
age of unspeciﬁed input assignments is obtained at the cost of a larger search
effort per fault. Accordingly, the time per fault also increases.
From the previous experimental results for the IWLS’89 and ISCAS’85
benchmarks, we can draw the following conclusions:
4Note that even though the time per fault for ATALANTA is not shown, the average time observed
was 0:1 second for the benchmarks considered.
5Observe that ATALANTA aborts some faults for several benchmarks. For those cases, MTP uses
TG-GRASP as the start-up ATPG tool, and consequently does not abort any fault.
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Table VIII. Experimental Results for Some of the ISCAS’85 Benchmarks (Allowing 1000
Conﬂicts per Fault)
ATALANTA MTP
time/
Circuit #PI #G #F #R #A %X #R #A %X 1 %Opt fault
c432 36 160 524 3 1 56.2 4 0 64.1 7.9 2 27.04
c499 41 202 758 8 0 17.1 8 0 19.5 2.4 0 33.71
c880 60 383 942 0 0 82.2 0 0 85.6 3.4 40 22.34
c1355 41 546 1574 8 0 13.3 8 0 15.2 1.9 0 64.86
c1908 33 880 1878 8 0 44.7 8 0 60.0 15.3 1 73.44
c2670 233 1193 2746 97 20 92.0 117 0 93.0 1.0 25 83.46
—For some circuits the heuristics used by ATALANTA, as well as by other
structural ATPG algorithms, are extremely effective and MTP can be used
to formally prove this result.
—Whenever the main goal is maximizing the number of “don’t care” bits, then
MTP can be run on top of ATALANTA (or any other ATPG algorithm); thus,
in general allowing for an increased number of unspeciﬁed bit assignments.
The improvements obtained by MTP are related to the amount of allowed
search effort, and MTP is always guaranteed to produce results that are no
worse than the startup tool (in our case ATALANTA or TG-GRASP).
6. CONCLUSIONS
In this article, we introduce a SAT-based integer linear programming model for
computing minimum-size test patterns. The applicability of the model has been
illustrated by computing minimum size test patterns for several benchmark
circuits. The next step of this work is to study the application of minimum-size
test patterns to the synthesis of BIST logic, with the objective of evaluating the
reduction in size of the synthesized logic obtained by using MTP.
Additional research work involves further constraining the ILP formulation
so that larger problem instances can be solved optimally. Furthermore, the
trade-offs between minimum-size test pattern computation, fault simulation
and fault compaction need to be studied. Finally, a long-term objective of this
workistheintegrationoftheproposedmodelinacompletetestingenvironment,
thus enabling the use of minimum-size test patterns for different purposes,
such as the validation of test pattern minimization heuristics or the synthesis
of reduced-size FSMs for BIST in speciﬁc target applications.
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